We report on the development of n-on-p, 3D Double-Side Double Type Column (3D-DDTC) pixel 15 detectors fabricated at FBK-irst (Trento, Italy) and oriented to the ATLAS upgrade. The considered 16 fabrication technology is simpler than that required for full 3D detectors with active edge, but the 17 detector efficiency and radiation hardness critically depend on the columnar electrode overlap and 18 should be carefully evaluated. The first assemblies of these sensors (featuring 2, 3, or 4 columns per 19 pixel) with the ATLAS FEI3 read-out chip have been tested in laboratory. Selected results from the 20 electrical and functional characterization with radioactive sources are here discussed. 21 22 23 24
Introduction
Silicon 3D detectors consist of an array of columnar electrodes of both doping types, oriented 3 perpendicularly to the wafer surface and penetrating entirely through the substrate [1] . Provided the 4 distance between columns is properly designed, this architecture allows for low depletion voltage and 5 fast charge collection times, while keeping the detector active thickness unaltered. These properties 6 can effectively counteract charge trapping effects due to high levels of radiation in HEP experiments. 7 As a result, 3D detectors are expected to be more radiation tolerant than planar detectors and are 8 emerging as one of the most promising technologies for innermost layers of tracking at the foreseen 9 upgrades of the Large Hadron Collider. As an additional feature, 3D technology is suitable for 10 manufacturing detectors with "active edge" [2], i.e., terminated with heavily doped trenches, where the 11 insensitive edge region can be reduced to a few µm, to be compared to a few hundreds of µm for 12 standard planar detectors. This option can facilitate the overall detector layout and reduce the material 13 budget, since no sensor overlap is needed within the same layer. 14 Full-3D detectors with active edges fabricated at the Stanford Nano Fabrication Facility (in the 15 following referred to as standard 3D detectors), are the state-of-the-art in this field and have already 16 proved to yield high good performance and high radiation tolerance. As an example, infrared laser 17 tests on these sensors irradiated with neutrons and read-out with a fast transimpedance amplifier have 18 shown a signal efficiency as high as 66% after a fluence of 8.8×10 15 1-MeV n eq. /cm 2 [3] . Moreover, 19 standard 3D pixel detectors bump-bonded to the ATLAS FEI3 front-end chip [4] have been measured 20 in a 100 GeV pion beam at CERN SPS [5] . A hit efficiency of 99.9%±0.1% has been reported in case 21 of 15° track inclination, which largely suppresses efficiency losses due to the electrodes, at the 22 expense of larger charge sharing between adjacent pixels (i.e., larger cluster sizes). 23 Besides standard 3D detectors, other modified 3D detectors have so far been proposed, among 24 them 3D-STC (Single Type Column [6]) and 3D-DDTC (Double-side Double Type Column) 25 detectors, aiming at a simplification of the manufacturing technology in view of volume productions. 26 In particular, the 3D-DDTC approach (in two slightly different versions) is being pursued by CNM- Using 3D-DDTC technology, we have fabricated at FBK-irst two batches of detectors on p-type 6 substrates. In these detectors, the columns are not passing through the entire wafer thickness. The 7 wafer layout is mainly oriented to pixel detectors compatible with existing ATLAS read-out chips. A 8 few samples of 3D ATLAS pixel detectors with 2, 3, or 4 columns per pixel were bump bonded to the 9 ATLAS FEI3 chips at SELEX SI (Rome, Italy) [10] and the assemblies have been tested electrically 10 and with radioactive sources.
11
In this paper we report on these detectors, covering design and technological aspects and selected 12 results from the experimental characterization. 13 14 2. Sensor description 15 16 Sensors have been fabricated at FBK-irst MT-Lab. (Trento, Italy) on Float Zone, p-type, high-17 resistivity silicon wafers using the 3D-DDTC technology [8] . Columnar electrodes of both doping 18 types are etched from both wafer sides (junction columns from the front side, Ohmic columns from the 19 back side), and stopping at a short distance (ideally not exceeding a few tens of micrometers) from the 20 opposite surface. Junction columns (n + ) are read-out columns and are arranged in the pixel 21 configuration connecting them by a surface n + diffusion and a metal strip. Ohmic columns (p + ) are all 22 connected together by a uniform surface p + diffusion and metallization on the back side. All columns 23 have a nominal diameter of 10 µm and are not filled with poly-Si. As an example, Fig.1a shows the 24 layout of two adjacent pixels, whereas a schematic cross-section of the sensors is shown in Fig.1b . 25 Surface insulation between n + pixels is achieved by combined p-spray/p-stop implants [11] . The 26 fabrication technology is similar to that described in [8] for 3D-DDTC detectors made on n-type 27 4 substrates, except for: (i) the substrate type, (ii) the inverted doping of the columns and related surface 1 regions, and (iii) the additional steps for p-spray/p-stop implantations on the front side. 2 The peculiar shape of present ATLAS pixels (50 µm × 400 µm) lends itself to different choices in 3 terms of number of columns per pixel, and, accordingly, of pitch between the columns. In our design, 4 we have implemented several layout options. Among them, those featuring two (2E), three (3E), and 5 four (4E) junction columns per pixel, which are schematically represented in Fig.2 , will be considered 6 in this paper. Besides ATLAS pixel detectors, the wafer layout contains CMS pixel detectors, strip 7 detectors and test structures (both planar and 3D). 8 Two batches of detectors have been fabricated. In the first one (3D-DTC-2), completed in July 9 2008, the DRIE steps had to be performed as an external service, because the equipment was not 10 available at FBK yet. This significantly delayed the fabrication, caused major yield problems, and also 11 limited the maximum etching depth achievable for the columns. When the DRIE equipment (Adixen 12 AMS200) became available at FBK, a fabrication recycle (3D-DTC-2B) could be processed entirely in 13 house and was completed in April 2009. Table 1 Test structures from the two batches have been extensively measured on wafer before proceeding 23 with functional tests. Measurements were performed at room temperature and under dark conditions 24 by using a probe-station to contact the devices. Results from the electrical characterization of devices 25 belonging to the first batch are reported in [12] . For the sake of clarity, they are summarized in Table 2 26 along with results relevant to the second batch. The substrate doping concentration was extracted from 27 the C-V curves of planar test diodes, whereas all other data were extracted from 3D test diodes having 28 5 80 µm pitch between columns of the same doping type, corresponding to ~56 µm pitch between 1 columns of opposite doping type (i.e., comparable to ATLAS pixel detectors of type 4E). The value of 2 those parameters (depletion voltage, capacitance vs backplane) depending on the substrate doping 3 concentration and column thickness are slightly different in the two batches, as expected. In particular, 4 the full depletion voltage is sensibly lower in the second batch. On the contrary, the values of the 5 technology dependent parameters, such as leakage current and breakdown voltage, are very similar, 6 evidence of the good reproducibility of FBK process. As for the breakdown voltage, it is normally 7 larger than 70 V. The "intrinsic" value is indeed higher than 100 V and is determined by the n + /p-spray 8 junction at the top surface. Due to some defects, lower values are sometimes observed. 9 In [8], TCAD simulation results addressing the charge collection properties of 3D-DDTC detectors 10 are reported. Using results extracted from the measurements, new TCAD simulations have been 11 performed, incorporating exact geometrical and process parameters relevant to detectors from the first 12 batch. As an example, Fig. 3 shows the simulated current signal in a detector reverse biased at 16 V in 13 response to a minimum ionizing particle impinging perpendicularly to the surface and close to the 14 Ohmic column. The evolution of the electron density distribution is shown in the insets at several time 15 instants (t=0, 0.5 ns, 1.0 ns, and 1.5 ns). The current signal exhibits a very fast component owing to the 16 rapid charge collection from the high-field region (i.e., where columns overlap), and a slower tail due 17 to diffusion from regions with low electric field (it should be stressed that full depletion is not easy to 18 achieve at the bottom of the wafer close to the Ohmic columns). Nevertheless, this result confirms 19 that, in spite of non optimized junction column depth, the full charge collection process in these 20 detectors requires just a few ns, so that good charge collection efficiency is expected even with fast 21 read-out electronics, like that used for ATLAS pixels. More details on simulations can be found in 22 [13] , along with experimental results from transient current characterization of 3D diodes stimulated 23 with IR laser pulses. Further confirmation of the performance enhancement of these detectors with 24 respect to the previous 3D-DDTC detectors made on n-type substrates [14] came from results of about 70 V, in good agreement with measurements on test structures. Two samples show breakdown at 1 lower voltages, probably due to some damage during the assembly. The leakage current below 2 breakdown is quite large as compared to predictions based on the measurements performed on test 3 diodes, but it still remains at an acceptable level (~100 pA/pixel). As an example, Fig. 6 shows the 4 pixel leakage current distribution in a 2E sample. 5 As for the sensors from the second batch, a sharp increase of the current up to the compliance set at 10 6 µA has been observed already at low voltage (10 -12 V). The four sensors so far tested have all 7 shown the same behaviour (only 3E sensors have been initially considered for the second batch in 8 view of their use in a beam test at CERN). Such an early breakdown is certainly related to the presence 9 of local defects. As it can be seen from Fig. 7 , showing a map of the pixel leakage current at different 10 voltages, a few pixels start exhibiting high leakage current as the voltage is increased beyond 10 V. 11 It should ne noted that it was not possible to make direct electrical tests on pixel detectors before 12 assembling them with the FEI3 chip. On the other hand, no evidence of systematic early breakdown 13 could be observed in strip detectors, which have a comparable total size (in the order of 1 cm 2 ), so that 14 the defect density is not believed to be so high to justify this behaviour in each sensor. The reason for 15 this behaviour is likely to be ascribed to some damage occurred during the assembly. As a matter of The results of the Threshold-Scan (performed at a bias voltage of 35 V) on sensors from the first batch 10 are summarized in Table 3 . As an example, Figs. 8 and 9 show a threshold measurement and a noise 11 distribution for a 2E sensor. 12 The effect of the bias voltage on the noise has been also studied. Figure 10 shows the noise vs voltage 13 curves of all "good" sensors from the first batch (i.e., those not affected by early breakdown 14 problems The noise behaviour of sensors from the second batch is very similar at low voltage, with values of 23 about 240 e at 10 V, whereas it is obviously degraded as the voltage is increased because of early 24 breakdown. A good correlation was indeed found between leakage current and noise, as shown in the 25 maps of Fig. 11 . As a matter of fact, the regions of high noise clearly develop around the leaky pixel 26 seeds (see also Fig.7 ). It should be noted that the front-end electronics has been tuned with 60 ToT at 20,000 e for a planar 21 pixel sensor of ~250 µm, whereas the thickness of 3D sensors is about 200 µm. The charge MPV 22 values measured in 3D sensors with different column configurations are reported in Table 4 . No 23 appreciable differences between the three layouts are observed, as indeed expected before irradiation.
Electrical characterization and TCAD simulations
24 Table 4 also includes data relevant to a reference planar sensor of 250 µm thickness. As can be seen, 25 the MPV are properly scaling with the sensor thickness, within the already mentioned uncertainties 26 due to the calibration process, so that it can be concluded that charge collection process in these 3D 27 sensors is fully efficient before irradiation. 28 10 Measurements with sources are being taken also for the sensors of the second batch, although they can 1 be operated in a narrow bias voltage range (from 4 to 8 V) because of the early breakdown problems. . 23 We would like to thank: G. The reported data refer to a gaussian fit of the main peak (not shown). 
